![]() ![]() This was attributed to delays in the feedback being too high. However, hazards occurred when the frequency was increased to 10 MHz. Eventually, the circuit was debugged and optimized, thus displaying the correct waveforms of the three outputs through the logic analyser. A clock signal, an asynchronous 4-bit binary counter that was designed through the use of J-K flip flops along with an ASM were used to complete this sequence, which was programmed to be repeated indefinitely. The software Multisim was deployed to design such circuit and simulate it for circuit troubleshooting in order for it to display the output sequence of the three different colours on the traffic light in the correct order. red, yellow and green, corresponding to set thresholds by deploying the least number of AND, OR and NOT gates possible. designed such that it showed a sequence of three different colours, i.e. The design task involved two main stages: firstly, designing a 4-bit binary counter using J-K flip flops as the timing signal and, subsequently, attaining the digital logic by deploying ASM design process. ![]() The aim of this study was to design and simulate a particular type of Asynchronous State Machine (ASM), namely a ‘traffic light controller’ (TLC), operated at a frequency of 0.5 Hz. Larger footprintsEdit 74L71, 1, AND-gated R-S master-slave flip-flop, preset and clear 74x72, 1, AND gated J-K master-slave flip-flop, asynchronous preset and. ![]()
0 Comments
Leave a Reply. |
Details
AuthorWrite something about yourself. No need to be fancy, just an overview. ArchivesCategories |